

Laboratory Exercise 1

Switches, Lights, and Multiplexers

The purpose of this exercise is to learn how to connect simple input and output devices to an FPGA chip and implement a circuit that uses these devices. We will use the switches $SW_{9..0}$ on the DE2-115 board as inputs to the circuit. We will use light emitting diodes (LEDs) and 7-segment displays as output devices.

Part I

The DE2-115 board provide the following switches and lights:

Board	Number of Switches	Name of Switches	Number of Lights	Name of Lights
DE0-CV	10	$SW_{9..0}$	10	$LEDR_{9..0}$
DE1-SoC	10	$SW_{9..0}$	10	$LEDR_{9..0}$
DE2-115	18	$SW_{17..0}$	18	$LEDR_{17..0}$

Table 1: DE-series board peripherals

The switches can be used for input, and the lights can be used as output devices. Figure 1 shows a simple VHDL module that uses these switches and shows their states on the LEDs. Since there are multiple switches and lights it is convenient to represent them as vectors in the VHDL code, as shown. We have used a single assignment statement for all LEDR outputs, which is equivalent to the individual assignments:

```
LEDR(9) <= SW(9);
LEDR(8) <= SW(8);
:::
LEDR(0) <= SW(0);
```

The DE-series boards have hardwired connections between its FPGA chip and the switches and lights. To use the switches and lights it is necessary to include in your Quartus II project the correct pin assignments, which are given in your board's user manual. For example, the DE1-SoC manual specifies that SW_0 is connected to the FPGA pin AB12 and $LEDR_0$ is connected to pin V16. A good way to make the required pin assignments is to import into the Quartus II software the pin assignment file for your board, which is provided on the University Program section of Altera's web site. The procedure for making pin assignments is described in the tutorial Quartus II Introduction using Verilog Design, which is also available from Altera.

It is important to realize that the pin assignments in the file are useful only if the pin names that appear in these files are exactly the same as the port names used in your VHDL module. The files uses the names $SW[0].. SW[n-1]$ and $LEDR[0] .. LEDR[n - 1]$, where n is the number of lights and switches your board has. This is the reason that we have used these names in Figure 1.

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- Simple module that connects the SW switches to the
LEDR lights ENTITY part1 IS
    PORT ( SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
          LEDR : OUT STD_LOGIC_VECTOR(17 DOWNTO 0)); -- red
LEDRs END part1;

ARCHITECTURE Behavior OF part1 IS
BEGIN
    LEDR <= SW;
END Behavior

```

Figure 1. VHDL code that uses the DE2-115 board's switches and lights

Task 1: Perform the following steps to implement a circuit corresponding to the code in Figure 1 on the DE-series boards.

1. Create a new Quartus II project for your circuit. Select the target chip, that corresponds to your DE-series board. Refer to Table 2 for a list of devices.
2. Create a VHDL entity for the code in Figure 1 and include it in your project.
3. Include in your project the required pin assignments for your DE-series board, as discussed above. Compile the project.
4. Download the compiled circuit into the FPGA chip by using the Quartus II Programmer tool (the procedure for using the Programmer tool is described in the tutorial Quartus II Introduction). Test the functionality of the circuit by toggling the switches and observing the LEDs.

Board	Device Name
DE0-CV	Cyclone IVE 5CEBA4F23C7
DE1-SoC	Cyclone V SoC 5CSEMA5F31C6
DE2-115	Cyclone IVE EP4CE115F29C7

Table 2: DE-series FPGA device names

Part II

Figure 2a shows a sum-of-products circuit that implements a 2-to-1 multiplexer with a select input s . If $s = 0$ the multiplexer's output m is equal to the input x , and if $s = 1$ the output is equal to y . Part b of the figure gives a truth table for this multiplexer, and part c shows its circuit symbol.




Figure 2: A 2-to-1 multiplexer.

The multiplexer can be described by the following VHDL statement:

```
m <= (NOT (s) AND x) OR (s AND y).
```

There are few more ways to describe a multiplexer operation in VHDL, including selected signal assignment, conditional signal statement and process statement.

SELECTED SIGNAL ASSIGNMENT

A selected signal assignment allows a signal to be assigned one of several values, based on a selection criterion. The following code shows how it can be used to describe a 2-to-1 multiplexer.

```
LIBRARY ieee ;
USE ieee.std logic_1164.all ;
ENTITY mux2to1 IS
PORT ( x, y, s : IN STD LOGIC ;
      m: OUT STD LOGIC ) ;
END mux2to1 ;

ARCHITECTURE Behavior OF
mux2to1 IS
BEGIN

WITH s SELECT
m <= x WHEN '0',
y WHEN OTHERS ;

END Behavior ;
```

CONDITIONAL SIGNAL STATEMENT

Similar to the selected signal assignment, a conditional signal assignment allows a signal to be set to one of several values. The following code shows a modified version of the 2-to-1 multiplexer entity. It uses a conditional signal assignment to specify that f is assigned the value of x when $s = 0$, or else f is assigned the value of y .

```
m <= x WHEN s = '0' ELSE y ;
```

PROCESS STATEMENT

This statement must be placed inside a process statement. The process statement, or simply process, begins with the PROCESS keyword, followed by a parenthesized list of signals, called the sensitivity list. For a combinational circuit like the multiplexer, the sensitivity list includes all input signals that are used inside the process. The process statement is translated by the VHDL compiler into logic equations.

```

ARCHITECTURE Behavior OF mux2to1
IS
BEGIN

PROCESS ( x,y, s )
BEGIN

IF s ='0' THEN
m <= x ;

ELSE
m<= y ;

END IF ;
END PROCESS ;
END Behavior ;

```

Task 2: You are to write a VHDL entity that includes four assignment statements like the one shown above to describe the circuit given in Figure 3a. This circuit has two four-bit inputs, X and Y, and produces the four-bit output M. If $s = 0$ then $M = X$, while if $s = 1$ then $M = Y$. We refer to this circuit as a four-bit wide 2-to-1 multiplexer. It has the circuit symbol shown in Figure 3b, in which X, Y, and M are depicted as four-bit wires.




Figure 3: A four-bit wide 2-to-1 multiplexer.

Perform the steps listed below.

1. Create a new Quartus II project for your circuit.
2. Include your VHDL file for the four-bit wide 2-to-1 multiplexer in your project. Use switch SW₉ as the *s* input, switches SW₃₋₀ as the *X* input and SW₇₋₄ as the *Y* input. Display the value of the input *s* on LEDR₉, connect the output *M* to LEDR₃₋₀, and connect the unused LEDR lights to the constant value 0.
3. Include in your project the required pin assignments for your DE-series board. As discussed in Part I, these assignments ensure that the ports of your VHDL code will use the pins on the FPGA chip that are connected to the SW switches and LEDR lights.
4. Compile the project, and then download the resulting circuit into the FPGA chip. Test the functionality of the four-bit wide 2-to-1 multiplexer by toggling the switches and observing the LEDs.

Part III

In Figure 2 we showed a 2-to-1 multiplexer that selects between the two inputs *x* and *y*. For this part consider a circuit in which the output *m* has to be selected from five inputs *u*, *v*, *w*, *x*, and *y*. Part a of Figure 4 shows how we can build the required 5-to-1 multiplexer by using four 2-to-1 multiplexers. The circuit uses a 3-bit select input *s*₂*s*₁*s*₀ and implements the truth table shown in Figure 4b. A circuit symbol for this multiplexer is given in part c of the figure.

Recall from Figure 3 that an eight-bit wide 2-to-1 multiplexer can be built by using eight instances of a 2-to-1 multiplexer. Figure 5 applies this concept to define a three-bit wide 5-to-1 multiplexer. It contains three instances of the circuit in Figure 4a.




Figure 4: A 5-to-1 multiplexer.




Figure 5: A three-bit wide 5-to-1 multiplexer.

Perform the following steps to implement the three-bit wide 5-to-1 multiplexer.

1. Create a new Quartus II project for your circuit.
2. Create a VHDL entity for the three-bit wide 5-to-1 multiplexer. Connect its select inputs to switches SW_{17-15} , and use the remaining 15 switches SW_{14-0} to provide the five 3-bit inputs U to Y . Connect the SW switches to the red lights $LEDR$ and connect the output M to the green lights $LEDG_{2-0}$.
3. Include in your project the required pin assignments for the DE2 board. Compile the project.
4. Download the compiled circuit into the FPGA chip. Test the functionality of the three-bit wide 5-to-1 multiplexer by toggling the switches and observing the LEDs. Ensure that each of the inputs U to Y can be properly selected as the output M .

Part IV

Figure 6 shows a 7-segment decoder module that has the three-bit input $c_2c_1c_0$. This decoder produces seven outputs that are used to display a character on a 7-segment display. Table 1 lists the characters that should be displayed for each valuation of $c_2c_1c_0$. To keep the design simple, only four characters are included in the table (plus the 'blank' character, which is selected for codes 100 111).

The seven segments in the display are identified by the indices 0 to 6 shown in the figure. Each segment is illuminated by driving it to the logic value 0. You are to write a VHDL entity that implements logic functions that represent circuits needed to activate each of the seven segments. Use only simple VHDL assignment statements in your code to specify each logic function using a Boolean expression.




Figure 6. A 7-segment decoder

$c_2c_1c_0$	Character
00	H
01	E
10	L
11	O
100	
101	
110	
111	

Table 1. Character codes

Perform the following steps:

1. Create a new Quartus II project for your circuit.
2. Create a VHDL entity for the 7-segment decoder. Connect the $c_2c_1c_0$ inputs to switches SW_{2-0} , and connect the outputs of the decoder to the *HEX0* display on the DE2 board. The segments in this display are called *HEX0₀*, *HEX0₁*, .., *HEX0₆*, corresponding to Figure 6. You should declare the 7-bit port

`HEX0 : OUT STD LOGIC VECTOR(0 TO 6);`

in your VHDL code so that the names of these outputs match the corresponding names in the *_DE2 User Manual* and the *DE2 pin assignments.csv* file.

3. After making the required DE2 board pin assignments, compile the project.
4. Download the compiled circuit into the FPGA chip. Test the functionality of the circuit by toggling the SW_{2-0} switches and observing the 7-segment display.

Part V

Consider the circuit shown in Figure 7. It uses a three-bit wide 5-to-1 multiplexer to enable the selection of five characters that are displayed on a 7-segment display. Using the 7-segment decoder from Part IV this circuit can display any of the characters H, E, L, O, and 'blank'. The character codes are set according to Table 1 by using the switches SW_{14-0} , and a specific character is selected for display by setting the switches SW_{17-15} .

An outline of the VHDL code that represents this circuit is provided in Figure 8. Note that we have used the circuits from Parts III and IV as subcircuits in this code. You are to extend the code in Figure 8 so that it uses five 7-segment displays rather than just one. You will need to use five instances of each of the subcircuits. The purpose of your circuit is to display any word on the five displays that is composed of the characters in Table 1, and be able to rotate this word in a circular fashion across the displays when the switches SW_{17-15} are toggled. As an example, if the displayed word is HELLO, then your circuit should produce the output patterns illustrated in Table 2.




Figure 7. A circuit that can select and display one of five characters.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
```

```
ENTITY part5 IS
  PORT ( SW : IN _ STD LOGIC
        VECTOR(17 DOWNTO 0); HEX0 :
        OUT _ STD LOGIC VECTOR(0 TO 6));
END part5;
```

```
ARCHITECTURE Behavior OF
part5 IS COMPONENT mux
  3bit 5to1
  PORT ( S, U, V, W, X, Y : IN _ STD LOGIC_VECTOR(2 DOWNTO 0);
        M : OUT _ STD LOGIC VECTOR(2 DOWNTO 0));
END COMPONENT;
COMPONENT char 7seg
  PORT ( C : IN _ STD LOGIC VECTOR(2 DOWNTO 0);
        Display : OUT _ STD LOGIC VECTOR(0 TO 6));
END COMPONENT;
SIGNAL M: STD LOGIC
VECTOR(2 DOWNTO 0); BEGIN
  M0: mux 3bit 5to1 PORT MAP (SW(17 DOWNTO 15), SW(14 DOWNTO 12), SW(11
  DOWNTO 9), SW(8 DOWNTO 6), SW(5 DOWNTO 3), SW(2 DOWNTO 0), M);
  H0: char 7seg PORT MAP (M, HEX0);
END Behavior;
```

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
```

```
-- implements a 3-bit wide
5-to-1 multiplexer ENTITY
mux 3bit 5to1 IS
  PORT ( S, U, V, W, X, Y : IN _ STD LOGIC
        VECTOR(2 DOWNTO 0); M : OUT _ STD LOGIC
        VECTOR(2 DOWNTO 0));
END mux 3bit 5to1;
```

```
ARCHITECTURE Behavior OF mux 3bit 5to1 IS
```

```
... cod not shown
```

```
END Behavior;
```



```

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY char_7seg IS
    PORT ( C      : IN      STD_LOGIC
          VECTOR(2 DOWNTO 0); Display :
          OUT     STD_LOGIC_VECTOR(0 TO
          6));
END char_7seg;

ARCHITECTURE Behavior OF char_7seg IS

    ... code not shown
END Behavior;

```

Figure 8. VHDL code for the circuit in Figure 7.

$SW_{17} SW_{16} SW_{15}$	Character pattern
000	H E L L O
001	E L L O H
010	L L O H E
011	L O H E L
100	O H E L L

Table 2. Rotating the word HELLO on five displays

Perform the following steps.

1. Create a new Quartus II project for your circuit.
2. Include your VHDL entity in the Quartus II project. Connect the switches SW_{17-15} to the select inputs of each of the five instances of the three-bit wide 5-to-1 multiplexers. Also connect SW_{14-0} to each instance of the multiplexers as required to produce the patterns of characters shown in Table 2. Connect the outputs of the five multiplexers to the 7-segment displays *HEX4*, *HEX3*, *HEX2*, *HEX1*, and *HEX0*.
3. Include the required pin assignments for the DE2 board for all switches, LEDs, and 7-segment displays. Compile the project.
4. Download the compiled circuit into the FPGA chip. Test the functionality of the circuit by setting the proper character codes on the switches SW_{14-0} and then toggling SW_{17-15} to observe the rotation of the characters.

Part VI

Extend your design from Part V so that it uses all eight 7-segment displays on the DE2 board. Your circuit should be able to display words with five (or fewer) characters on the eight displays, and rotate the displayed word when the switches SW_{17-15} are toggled. If the displayed word is HELLO, then your circuit should produce the patterns shown in Table 3.

$SW_{17}SW_{16}SW_{15}$	Character pattern						
000			H	E	L	L	O
001			H	E	L	L	O
010		H	E	L	L	O	
011	H	E	L	L	O		
100	E	L	L	O			H
101	L	L	O			H	E
110	L	O			H	E	L
111	O			H	E	L	L

Table 3. Rotating the word HELLO on eight displays

Perform the following steps:

1. Create a new Quartus II project for your circuit and select as the target chip the Cyclone II EP2C35F672C6.
2. Include your VHDL entity in the Quartus II project. Connect the switches SW_{17-15} to the select inputs of each instance of the multiplexers in your circuit. Also connect SW_{14-0} to each instance of the multiplexers as required to produce the patterns of characters shown in Table 3. (Hint: for some inputs of the multiplexers you will want to select the 'blank' character.) Connect the outputs of your multiplexers to the 7-segment displays $HEX7, \dots, HEX0$.
3. Include the required pin assignments for the DE2 board for all switches, LEDs, and 7-segment displays. Compile the project.
4. Download the compiled circuit into the FPGA chip. Test the functionality of the circuit by setting the proper character codes on the switches SW_{14-0} and then toggling SW_{17-15} to observe the rotation of the characters.